Abstract This thesis deals with the decoder design for LDPC and duo-binary turbo decoding. It gives a comprehensive overview of efficient decoder architectures for both coding schemes. The presented decoder architectures are tailored to different needs of current and upcoming communication standards, like flexibility or throuput.
