A reconfigurable application-specific instruction-set processor for trellis-based channel decoding

Abstract Future mobile and wireless communication networks require flexible modem architectures to support seamless services between different network standards. In conjunction, high performance must be provided with a minimum power budget. This thesis presents a dynamically reconfigurable application-specific instruction-set processor (ASIP) for the application domain of channel coding in wireless communication systems: FlexiTreP.