Low Power Interconnect Design

More about the book

Focusing on the challenges of signal delay and power consumption in on-chip interconnects and buses, this book presents practical solutions to mitigate these issues. It delves into the causes of delays and glitches, offering comprehensive insights into effective strategies for reducing both delay and power usage, making it a valuable resource for engineers and researchers in the field.